Question

The D latch of Figure 1 is constructed with four NAND gates and an inverter. Consider the following three other ways for...


TYPEWRITTEN ONLY PLEASE. ILL UPVOTE ONLY IF TYPEWRITTEN, COMPLETE, AND CORRECT. DONT ANSWER IF YOU ALREADY ANSWERED THIS, ILL DOWNVOTE. THANK YOU

Transcribed: Show your solutions clearly and systematically. The D latch of Figure 1 is constructed with four NAND gates and an inverter. Consider the following three other ways for obtaining a D latch. In each case, draw the logic diagram and verify the circuit operation. D En D Next state of Q En 0X No change 10 Q = 0; reset state Q-1; set state 11 (a) Logic diagram (b) Function table. Figure 1: D Latch 2. Use NOR gates for all four gates. Inverters may be needed. Q 2

Answer

It is given that:

Electrical Engineering homework question answer, step 1, image 1

Electrical Engineering homework question answer, step 1, image 2

Electrical Engineering homework question answer, step 2, image 1

when Enable input=1 then C'=0, & input D=0 then R=1.

anyone of input 1 in NOR gate=1, the output Q=0.Therefore, Q'=1

When input D=1, D'=0 & another input C'=0 then S=1.

anyone of input 1 in NOR gate=1; the output Q'=1,Therefore, Q=0

Hence, from the above discussion, it is clear that the above circuit will perform as a D-Latch.

Recent Questions